Free Trial

Safari Books Online is a digital library providing on-demand subscription access to thousands of learning resources.

  • Create BookmarkCreate Bookmark
  • Create Note or TagCreate Note or Tag
  • PrintPrint
Share this Page URL
Help

Chapter 6. Equivalence Checking on Highe... > Symbolic Simulation for Equivalence ...

6.3. Symbolic Simulation for Equivalence Checking

Symbolic simulation has become one of the most common techniques in hardware verification. Since variables in the descriptions are treated as symbols rather than as concrete-valued bit vectors, symbolic simulation can efficiently verify larger descriptions better than traditional logic simulation.

Here, we present a symbolic simulator for the equivalence checking of two C descriptions. The simulator is based on the method shown in Ritter [1], which verifies the equivalence of RTL or gate-level descriptions in HDL. We extend the method for the verification of C descriptions. The characteristics of the extended symbolic simulator are as follows:


  

You are currently reading a PREVIEW of this book.

                                                                                                                    

Get instant access to over $1 million worth of books and videos.

  

Start a Free Trial


  
  • Safari Books Online
  • Create BookmarkCreate Bookmark
  • Create Note or TagCreate Note or Tag
  • PrintPrint