9.9. Use Clauses, Types, and Operations

VHDL allows a name declared in a package to be made visible in another design unit with a use clause. We commonly write

use package_name.
					all ;