Testing for 0

ZF bit in RFLAGS register is set to 1 if the instruction result is 0 and cleared otherwise. This bit is affected by:

• Arithmetic instructions (for example, ADD, SUB, MUL)

• Logical compare instruction (TEST)

• "Arithmetical" compare instruction (CMP)